Abstract-This paper presents a self-powered interface circuit to extract energy from ambient vibrations for powering up microelectronic devices. The circuit interfaces a piezoelectric energy harvesting micro electro-mechanical systems (MEMS) device to scavenge acoustic energy. Synchronous electric charge extraction (SECE) technique is deployed through the implementation of a novel multistage energy extraction (MSEE) circuit in 180 nm HV CMOS technology to harvest and store energy. The circuit is optimized to operate with minimum power losses when input power is limited, and adapts well to operating conditions with higher input power. 
density than the electrostatic harvesters, and provide ease of integration, planarity, and higher output voltage in comparison with electromagnetic counterparts [1] . PEHs can supply power from μW to mW using ambient vibrations. Besides, there has been tremendous development in microfabrication processes [2] , [3] and power density of micro electro-mechanical systems (MEMS) transducers [4] . The MEMS harvesters gain importance in volume-and weight-constrained applications such as bioimplantable devices [5] [6] [7] where battery replacement is impractical and costly. For example, an MEMS piezoelectric harvester has been utilized to generate rms output power range up to 160 μW under different vibration levels [8] .
PEHs supply ac power with significant output impedance; consequently, an interface circuit (IC) is required to efficiently extract and convert piezoelectric ac voltage to usable dc voltage. Two conventional rectifiers, full-bridge rectifier and voltage doubler are the most common ac-dc converters, which have been demonstrated in several works [9] , [10] . Passive and active rectifiers [11] , [12] suffer from low extraction efficiency due to significant power losses during intermittent vibrations. The main reason for the low efficiency is that the rectifier has to charge and discharge the piezoelectric capacitor (C p ) of the piezoelectric harvester each cycle, which dissipates considerable power. A maximum power point sensing circuit [13] is utilized to match load impedance of the full-bridge rectifier to the real part of the source impedance, which improves power efficiency. The piezoelectric open-circuit voltage (V OC ) sensing method is implemented to fix output voltage of the full bridge at half of V OC . The circuit nevertheless wastes most of the generated charge at the piezoelectric capacitance. Furthermore, this method is only effective for periodic vibrations.
Beside standard rectification, switching approaches based on nonlinear processing of the voltage across PEH are used to enhance the extracted power, including synchronized switching [13] , [14] , single supply prebiasing [15] , and synchronous electric charge extraction (SECE) [16] , [17] techniques. Synchronized switch harvesting on inductor (SSHI) [18] , [19] benefits from charge inversion on C p through recycling inductor. In this way, opposite charge generation is initiated close to conduction threshold of the rectifier. In this method, the power improvement strongly depends on the output load. Prebiasing and energy recycling methods boost extracted power through investing portion of the stored energy into the piezoelectric capacitor to step-up 0885-8993 © 2018 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
electrostatic force of the piezoelectric actuator. Optimization of invested energy requires high battery voltage and cumbersome adjustments. Operation principle, power gain, and efficiency analysis of switching techniques are detailed in [20] . It is shown that the harvested power can be increased up to 400% through the SECE [21] scheme, wherein the generated charge at peak displacement is transferred to the output buffer through LC resonant circuits. SECE is an efficient approach among switching techniques for facilitating charge delivery and achieving load matching at the same time. The main challenge in this approach is extracting maximum power for a wide input power and frequency range. Energy extraction and transfer in several successive charge packages enables reduction in the size of off-chip electromagnetic components and increased power efficiency [22] . The SECE circuit implemented in [22] is efficient only for mechanical frequency range below 100 Hz, and depends on digital inputs for establishing critical time constants associated with piezoelectric and output storage capacitances, to regulate extraction and transfer durations. High input voltage and low input frequency operation necessitates a large harvester, which is impractical for deployment in implantable microdevices.
The aim of this work is to realize an autonomous harvesting circuit that is compatible with MEMS energy harvesters used to power-up biomedical devices. This paper presents a poweroptimized SECE IC that improves the minimum required input power and frequency range of MEMS PEHs with low voltage output. In particular, an original multistage energy extraction technique has been implemented through a unique energy-based multistage generator circuit in an integrated SECE converter system to simultaneously achieve low cost and high power conversion efficiency. IC introduced briefly in [23] , is optimized, prototyped, and evaluated in this study. The principle of circuit operation, power optimization approach, and implementation details are presented in the following section. Section IV summarizes test setup and experimental results. Finally, the study is concluded in Section V.
II. IC DESIGN
SECE is an effective topology to interface piezoelectric harvesters operating at low voltages. Low power and high mechanical frequency of MEMS PEH requires careful design of the ac-dc IC to achieve high efficiency. In [22] , a flyback SECE uses multistage technique to handle highly charged PEH with a package inductor, but the high series resistance of the relatively large inductor constrains power conversion efficiency. The proposed multistage energy extraction (MSEE) on conventional SECE architecture allows shrinking the external inductor without affecting power conversion efficiency. The multistage extraction can efficiently transfer the harvested energy over a relatively low-profile inductor (100 μH-1 mH). In the previously reported multistage circuits, timing is calculated by multiplying digital inputs set by user and predefined coefficients, which requires measurements and hand-calculations. Compromises between mechanical frequency and power consumption cannot be avoided. Although the core configuration of the circuit in this paper is similar to SECE-integrated circuits proposed in [17] and [24] , our design is adaptable to minimize power losses with the help of the multistage technique that does not require explicit calculation of extraction time duration. The circuit enhancements, which include a high accuracy peak detector and ultralow power control, play a significant role in extracting power more efficiently from MEMS PEH with few microwatts of capacity and high excitation frequency compared to previous approaches. Furthermore, implementation of the multistage generator with energy sensing capability eliminates efficiency and cost limitations arising from high mechanical frequency, additional digital inputs, and timing problems
A. Operation Principle
The proposed circuit comprises a control unit and three processing stages including a negative voltage converter (NVC), active extraction, and energy storage with start-up circuit, as shown in Fig. 1 . The positive voltage from NVC charges the storage capacitor C stor , at wake-up, through a diode and a control switch. The startup circuit decouples the supply voltage of the control unit (V DD ) and storage voltage (V stor ) as long as V stor < V trig , and switches the storage voltage to power-up the active components in the control unit (V DD = V stor ) when V stor > V trig . The power extraction stage is designed based on the SECE technique. Active power extraction is realized through three phases managed by switch control circuitry, as shown in Fig. 2 . In the first phase, all switches in Fig. 1 are turned OFF to bias the PEH at open-circuit condition until its output peaks. After peak detection, energy stored on the PEH capacitor is transferred to the inductor through C p -L resonant circuit by turning S 1 and S 3 ON. The third phase is entered when PEH voltage reaches zero. At this point, S 1 and S 3 are turned OFF, S 2 and S 4 switches are turned ON, and the stored energy on the inductor is transferred to the storage capacitor C stor . Charging of the capacitor continues until the inductor current reaches zero.
Then, the circuit goes back to the first phase, and starts a new cycle by turning all switches OFF. In the case of the multistage extraction, the second and third phases are repeated in sequence according to the defined stage number N, as shown in Fig. 2 . The IC extracts generated energy in N successive packets. The 
The extraction time duration T p,n is worked through energy conservation to derive the same quantity of energy at the inductor in each stage
During T s,n , the energy of the inductor is transferred to the buffer capacitor. This period can be obtained by solving LC resonant circuit with initial the capacitor and the inductor values. T s,n is approximated as follows by assuming C stor C p :
In our proposed approach, energy packet size is determined with energy sensing method that does not require explicit calculation of extraction time duration. The generated energy in the first phase is sensed through a downscaling circuit, and is divided by N with the help of a capacitor network. It is then compared with the energy extracted in the second phase, which is measured through a current sensing and energy converting circuit to determine the magnitude of the energy packet.
Eventually, the current magnitude in each stage is reduced by 1/N . Therefore, the conduction loss of the power switches and the inductor is decreased in proportion to the current reduction passed through an inductor-switch network. In addition, this approach allows utilizing a low volume inductor with small series resistance, which is desired for reduced system footprint and cost. Power analysis is discussed in the next part.
B. Power Optimization
The energy generated on a piezoelectric capacitor C p as the beam vibrates, due to the mechanical excitation of the harvester, is obtained as
The coupled energy is extracted through discharging the piezoelectric capacitor and transferred to output buffer capacitance. The pure energy harvested E Harv is calculated as
There are four sources of power dissipation in the switching circuit. Resistive conduction losses in the inductors and MOS-FET switches (P cond ); charge redistribution losses at MOSFET parasitic capacitances during phase changes (P sw ); capacitive switching losses at the gates of power switches (P driv ); and leakage current associated with any MOSFET in OFF state (P leak )
With regard to circuit configuration and stage number, four dynamic power losses are expressed as follows:
where I leak is the leakage current per width specified in the technology datasheet.
In the above equations, ON-resistance R ON , gate-charge Q g , drain-source capacitance, and C ds are approximated by the following equations:
where μ is the mobility of electron or hole, C OX is the gate oxide capacitance per unit area, C OV is the gate overlap capacitance per unit length, C J is the drain bottom junction capacitance per unit area at zero bias, C J SW is drain sidewall junction capacitance per unit length at zero bias, P B is the drain bottom junction built-in voltage, P B sw is drain sidewall junction built-in voltage, M j is the drain bottom junction grating coefficient, L D is the lateral diffusion length, and M j sw is the drain sidewall junction grating coefficient.
The above equations indicate that ON-resistance and gatecharge of the switch S 2 vary with input piezoelectric voltage, while the same parameters are sensitive to the storage voltage for the other switches. The substitution of (12)- (14) into (8)- (11) shows that all four power-dissipation sources depend on power switch size, input piezoelectric voltage, and storage voltage (V stor ).
In implemented technology, 180 nm HV CMOS, N-MOSFET, and P-MOSFET power switches tolerate up to 12 and 17 V at their terminals, respectively. The MSEE chip requires minimum supply voltage of 1.1 V to drive power switches and achieve proper operation of the MSEE. The maximum storage voltage is limited to 3.3 V, which is defined by 3.3 V MOSFETs utilized in the control unit. After thorough investigation of losses, within 180 nm HV CMOS, the total power loss is obtained as a function of N-MOSFET power switch sizes and corresponding aspect ratio of the P-MOSFET switches, as shown in Fig. 3 . Since efficient extraction in low-power outputs of the MEMS PEHs are intended, minimum input voltage is set to 1.5 V and storage voltage is set to maximum allowable value V stor = 3.3 V. The power switch (S 1 -S 4 ) sizes have been optimized, as W = 4 mm for a minimum power loss of 0.86 μW at just above the lowest allowable PEH voltage V oc = 1.5 V. This optimization improves power efficiency for the low input power scenario, while maintaining the control of the higher input power levels through MSEE.
C. Control Unit
Peak detector, multistage generator, and charge-depletion detector (CDD) in the control unit sequence the switch drivers according to the phases described in the previous sec- tion, in order to realize the multistage synchronous charge extraction.
1) Peak detector: The proposed peak detector, shown in Fig. 4 , is designed to operate at PEH voltage levels higher than supply voltage V DD . The circuit operates in the current mode with internal negative feedback. A series capacitor C PK converts piezoelectric voltage to current I S , where Node V X is reset to the ground, previously. Negative feedback action on M N 0 and M P 0 forces Node V X to be charged just around the threshold voltage of the M N 0 MOSFET. As PEH voltage peaks, I S crosses zero, and voltage drop of the node V X over M P 0 turns M N 0 OFF. As M N 0 turns OFF, the node V Y is pulled up by mirroring reference current through the node. Common source amplifier and digital inverters in the output stage deliver a high edge rate. Fig. 5 illustrates the operation of the peak detector through the voltage and current simulation waveforms. The accuracy of the peak detector is critical in viewpoint of power conversion efficiency. The previous current-mode peak detectors suffer from offsets due to reference-current level and device mismatch of the current comparator. The proposed circuit resolves above issues using an active switch (M N 0 ) instead of the current comparator. With increasing piezoelectric voltage, switch M N 0 turns ON, and consequently M P 0 starts conducting to regulate voltage at node V X due to feedback between V X and V Y . When I S reaches zero, M P 0 dissipates accumulated charge at node V X , turning OFF M N 0 . The applied method alleviates the sensitivity of the circuit to process variation and mismatches in MOSFETS. The proposed circuit pulls up node V Y through I pull-up without contending with peak I S , which results in significant improvement in response time. The upper limit of the input frequency determines the reference-current value, while the minimum detectable amplitude determines the value of the series capacitor C PK . D rst goes high to connect node V X to ground as the extraction phase is entered. This suppresses I S oscillation that is caused by the resonant switching in the second phase. During the second phase, energy transferred to the inductor is sensed through energy transferred on inductor (ETI) circuit based on the same principle, and the same size of the capacitances C SI = C SP and C OI = C OP . Finally, sensed energy with ETI through V ETI is compared with N-division of generated energy, determined through V ESP , using a hysteresis comparator to determine energy packet size transferred to the inductor. This guarantees constant energy extraction at each stage, as shown in Fig. 6(b) . Multistage output signal initiates the third phase to harvest the generated energy, and C OI is reset for next extraction. The operation principle and related signals are illustrated in Fig. 6(b) . The number of extraction stages is controlled through M 1-4 , generated from two digital bits (labeled N in Fig. 1 ) and a decoder. 3) CDD: Depletion of stored energy in the inductor to storage capacitance is controlled by a charge-depletion comparator as shown in Fig. 7 , with a relatively high bandwidth. The comparator monitors the voltage across S 4 switch to detect the end of inductor discharging. The CDD is only activated in the fourth phase to save power.
III. EXPERIMENTAL RESULTS
The IC is designed in 180 nm HV CMOS technology from X-FAB company. The IC is implemented in an active area of 2 mm 2 within 1.5 mm × 1.5 mm die. The setup for experimental measurements is shown in Fig. 8 with micrograph of the chip. A custom MEMs piezoelectric harvester [25] , fabricated in METU_MEMS center, is mounted on a holding board. The MEMS harvester with footprint of 9 mm × 4 mm has a capacitor of 4 nF. The MEMS harvester is excited at its resonance frequency with a shaker table consisting of a control unit, an amplifier, a feedback accelerometer, and an interface computer.
The maximum operation frequency of the MSEE is determined by the peak detector. A delay in detecting peak instant may cause significant energy loss as the energy transfer is initiated at lower piezoelectric voltage. The accuracy of implemented peak detector has thus been experimentally evaluated as a function of the input frequency. Fig. 9 shows piezoelectric and peak detector output waveforms for three different excitation frequencies. The accuracy of the peak detector is obtained as (|V max − V meas |)/V max , which has been illustrated in Fig. 10 up to 4000 Hz, which is the maximum design frequency of the MSEE circuit. Peak point is detected with more than 98% accuracy for excitation frequency range of 20 to 4000 Hz with I pull-up = 30 nA. High accuracy of the peak detector alleviates degradation of the power efficiency due to peak detection latency. The peak point can be detected with higher precision and operation frequency range can be extended by increasing the reference current.
The performance of the IC has been measured using an MEMs piezoelectric harvester with C P = 4 nF attached to a shaker ta- ble. An inductor (L = 1 mH/ 5.1 Ω) is connected to the chip to charge a 1 μF storage capacitance in parallel with a variable load resistance. Minimum piezoelectric peak voltage of 700 mV is required for operating start-up of the circuit. Fig. 11 depicts operation of the circuit for an excitation frequency of 390 Hz with 17 μW input power, and 290 kΩ load resistance. The storage capacitance is initially charged through the start-up circuit. Then, energy is extracted from PEH in three stages (N = 3). The voltage waveform during charging of the storage capacitor in three stages is shown in Fig. 11 . Fig. 12 illustrates measured piezoelectric voltage and inductor current waveforms when different number of stages are used in the circuit. The magnitude of the current passing through inductor and switches is divided by the square-root of the number of stages. Consequently, conduction power loss is decreased with the current reduction. As seen in Fig. 12 , there is a harvesting time variation among different number of stages. This variation is partly related to the extraction time duration T p,n that depends on the number of stages as in (2) . Another variation comes from the difference in storage voltage V stor , which makes charge transfer duration T s,n = L × i peak,n /V stor , variant. Summing the extraction and transfer durations determines total time, which is distinct for different N.
Initially, the output power extracted within a single stage has been measured as a function of the storage voltage. Fig. 13 depicts the outcome for several values of V OC . The dependence of the extracted output power on storage voltage is low, as expected, due to SECE technique. Ratio of V OC to V stor affects efficiency at lower storage voltage levels, as it takes longer to transfer energy to storage. Losses due to switching at higher storage voltage are more dominant for lower input power. For lower storage voltage as ratio of V OC over V stor increases, the output power dependence on the storage voltage V stor is shown in Figs. 14 and 15 for V oc = 1.5 V and V oc = 3.5 V, respectively, as the number of stages is varied. Single charge extraction shows the best performance for lower power limit, since excess switch- ing dissipates dramatically higher power especially at higher output voltage. For higher input power, multistage extraction increases the output power due to the reduction of conduction losses on switches. Moreover, influence of the multistage extraction degrades with the increase of the output voltage due to high switching loss and the increase of quiescent current.
The charging efficiency η is obtained as the ratio of the effective power delivered to the storage capacitance over the average input power. The effective power is calculated as energy increment on the storage capacitance over the charging time, 
It is expected that multistage power extraction will improve power efficiency with increasing input power. The maximum power efficiency was measured at 84.4%. As it stands, the op- timum stage number can be determined through input power or corresponding open-circuit piezoelectric voltage. The stage number N can be adjusted automatically through input power measurement at the end of the first phase of the extraction. The power efficiency can consequently be maximized for all input power levels in an autonomous manner. Table I compares the experimental results of the implemented IC with recent integrated SECE converters. The maximum operation frequency of the previous studies has been limited to achieve high conversion efficiency for harvester energy. This has resulted in the use of large piezoelectric harvesters with low resonance frequency, which is not practical in integrated and implantable electronic devices. Additional volume restriction follows from the size of the external inductor. Hehn et al. [17] utilized 10 mH inductor with large package (630 mm 3 ) to constrain the oscillation current. Dini et al. [24] utilized a 560 μH inductor in addition to 10 mH to remove residual charge effect. Gasnier et al. [22] used two off-chip MOSFETs in addition to small sized inductor (125 mm 3 ); however, high series resistances of the inductor (72 Ω) adversely affected the power conversion efficiency. Our system benefits from both wide frequency operation range that is capable of harvesting energy from MEMS piezoelectric harvesters, and small size inductor (66.8 mm 3 ). As a result of optimization, minimum dynamic power loss has reduced below 1 μW. The multistage extraction circuit has limited oscillation current, while improving the power efficiency to 84.4%.
IV. CONCLUSION
An autonomous CMOS IC has been designed and fabricated for the efficient utilization of PEH resources. An adaptable MSEE circuit has been proposed to enhance the efficiency of the circuit for wide range of inputs. 98% accuracy has been measured up to 4 kHz for peak detector circuit. The performance of the IC has been evaluated through MEMS piezoelectric harvester with 9 mm × 4 mm footprint. The charging efficiency of the IC goes above 47% for an input power of 3.12 μW, while the maximum charging efficiency is recorded as 84.4% for an input power of 78 μW. The presented PEH interface IC delivers the means to supply power to microelectronic devices more efficiently, regardless of the variation in the available PEH energy.
